Modeling of Threshold Voltage with Reverse Short Channel Effect

K. Y. Lim, X. Zhou, and Y. Wang

School of Electrical & Electronic Engineering, Nanyang Technological University, Nanyang Avenue, Singapore 639798

Proc. of the 3rd International Conference on Modeling and Simulation of Microsystems  (MSM2000)

San Diego, CA, U.S.A., March 27-29, 2000, pp. 317-320.

Copyright | Abstract | References | Citation | Figures | Reprint | Slide | Back


This paper presents a new reverse short channel effect (RSCE) model for threshold voltage modeling of submicrometer MOSFETs. Unlike those conventional empirically-based RSCE models, the proposed model is derived and simplified based on two Gaussian profiles to simulate boron pile-up at the source and drain edges of nMOS devices. The model has a simple compact form that can be utilized to study and characterize the pile-up profile of advanced halo-implant MOSFETs. The analytical model has been applied to, and verified with, experimental data of a 0.25-µm CMOS process for various channel length and substrate bias conditions.



  1. [5] Y. Wang, K. Y. Lim, W. Qian, and X. Zhou, "Investigation of reverse short channel effect with numerical and compact models," in Design, Modeling, and Simulation in Microelectronics, Bernard Courtois, Serge N. Demidenko, L. Y. Lau, Editors, Proc. of SPIE, Vol. 4228, pp. 366-373, 2000.
  2. [4] S. B. Chiah, X. Zhou, K. Y. Lim, Y. Wang, A. See, and L. Chan, "Semi-empirical approach to modeling reverse short-channel effect in submicron MOSFET's," Proc. 4th International Conference on Modeling and Simulation of Microsystems (MSM2001), Hilton Head Island, SC, Mar. 2001, pp. 486-489.
  3. [5] X. Zhou, S. B. Chiah, K. Y. Lim, Y. Wang, X. Yu, S. Chwa, A. See, and L. Chan, "Technology-dependent modeling of deep-submicron MOSFET's and ULSI circuits," (Invited Paper), Proc. 6th International Conference on Solid-State and Integrated-Circuit Technology (ICSICT-2001), Shanghai, Oct. 2001, Vol. 2, pp. 855-860.