A CMOS Image Sensor With On-Chip Image Compression Based on Predictive Boundary Adaptation and Memoryless QTD Algorithm

Shoushun Chen, Member, IEEE, Amine Bermak, Senior Member, IEEE, and Yan Wang, Member, IEEE

Abstract—This paper presents the architecture, algorithm, and VLSI hardware of image acquisition, storage, and compression on a single-chip CMOS image sensor. The image array is based on time domain digital pixel sensor technology equipped with nondestructive storage capability using 8-bit Static-RAM device embedded at the pixel level. The pixel-level memory is used to store the uncompressed illumination data during the integration mode as well as the compressed illumination data obtained after the compression stage. An adaptive quantization scheme based on fast boundary adaptation rule (FBAR) and differential pulse code modulation (DPCM) procedure followed by an online, least storage quadrant tree decomposition (QTD) processing is proposed enabling a robust and compact image compression processor. A prototype chip including 64 × 64 pixels, read-out and control circuitry as well as an on-chip compression processor was implemented in 0.35 μm CMOS technology with a silicon area of 3.2 × 3.0 mm² and an overall power of 17 mW. Simulation and measurements results show compression figures corresponding to 0.6–1 bit-per-pixel (BPP), while maintaining reasonable peak signal-to-noise ratio levels.

Index Terms—CMOS image sensor, Hilbert Scan, on-chip image compression, quadrant tree decomposition (QTD).

I. INTRODUCTION

WITH THE development of network and multimedia technology, real time image acquisition and processing is becoming a challenging task because of higher resolution, which imposes very high bandwidth requirement. New applications in the area of wireless video sensor network and ultra low power biomedical applications have created new design challenges. For example, in a wireless video sensor network, limited by power budget, communication links among wireless sensor nodes are often based on low bandwidth protocols [1], such as ZigBee (up to 250 kb/s) and Bluetooth (up to 1 Mb/s). Even at the data rate of Bluetooth, conventional image sensor can barely stream an uncompressed 320 × 240 8-bit video at 2 frame/s. To avoid communication of raw data over wireless channels, energy efficient single chip solutions that integrate both image acquisition and image compression are required. Discrete wavelet transform (DWT), among various block-based transforms, is a popular technique used in JPEG-2000 image/video compression standard. However, implementation of image/video compression standards in cameras is computationally expensive, requiring a dedicated digital image processor in addition to the image sensor [2], [3]. A single chip solution is also possible by integrating compression functions on the sensor focal plane. This single-chip system integration offers the opportunity to reduce the cost, system size and power consumption by taking advantage of the rapid advances in CMOS technology. A number of CMOS image sensors with focal plane image compression have been proposed [4]–[11]. In [5], an 8 × 8 point analog 2-D-DCT processor is reported with fully switched capacitor circuits. In [6], floating gate technology is used to compute the DCT coefficients. However, the aforementioned designs do not actually implement compression on the focal plane since the entropy coding stage is located off-chip to limit chip size and cost. In [8], HAAR wavelets transforms are implemented by adopting a mixed-mode design approach to combine the benefits of both analog and digital domains. The CMOS image compression sensor features a 128 × 128 pixel array, a compression processor area of 1.8 mm² and a total chip area of 4.4 mm × 2.9 mm while the total power consumption was reported to be 26.2 mW [8]. In [9], a 44 × 80 CMOS image sensor integrating a complete focal-plane standard compression block with pixel prediction circuit and a Golomb–Rice entropy coder is reported. The chip has an average power consumption of 150 mW and a size of 2.596 mm × 5.958 mm in 0.35-μm CMOS technology. These various reported implementations are the results of trade-offs between the level of complexity and functionalities of the focal-plane compression block and the associated silicon area and power consumption overheads for a given resolution of the imager. In [11], a compression processor is proposed, whose complexity and power consumption are to some extent independent of the resolution of the imager, making it very attractive for high resolution high-frame rate image sensors [11]. The single chip vision sensor integrates an adaptive quantization scheme followed by a quadrant tree decomposition (QTD) to further compress the image. The compression processor exhibits a significantly lower power consumption (e.g., 6.3 mW) and occupies a silicon area of 1.8 mm². The compression sensor
permits to compress the data to 0.6–1 bit-per-pixel (BPP). The imager uses a Morton(Z) [12] block-based scanning strategy. The transition from one quadrant to the next involves jumping to a non-neighboring pixel, resulting in spatial discontinuities or image artifacts. In this paper, we propose a second generation prototype with the following main contributions: 1) new Hilbert scanning technique and its hardware implementation to avoid spatial discontinuities in the block-based scanning strategy; 2) the 1-bit fast boundary adaptation rule (FBAR) algorithm is performed on the predictive error rather than the pixel itself using differential pulse code modulation (DPCM), which results in improved performance; 3) introduction of memory reuse technique enabling over a threefold reduction in silicon area; and d) improved pixel structure for the DPS sensor. The proposed second generation imager with focal plane image compression is successfully implemented using Alcatel 0.35-μm CMOS technology.

The remainder of this paper is organized as follows. Section II introduces the design of a digital time-to-first-spike (TFS) image sensor. Section III discusses the algorithmic considerations for the FBAR algorithm combined with the predictive coding technique and presents the simulation results showing the improvements. Section IV describes the imager architecture and discusses design strategies used for implementing the Hilbert scan as well as the QTD processing involving the memory reuse concept. Section V reports the experimental results and provides a comparison with other compression processors. Section VI concludes this work.

II. PIXEL DESIGN AND OPERATION

The proposed system integrates the image sensor with pixel level ADC and frame storage together with the array-based standalone compression processor. The sensor array adopts a time domain digital pixel sensor (DPS) [13], in which the image is captured and locally stored at the pixel level. The image array consists of 64 × 64 digital pixel sensors. Fig. 1(a) illustrates the circuit diagram of the pixel, which includes four main building blocks, namely the photodetector PD with its internal capacitance $C_d$, followed by a reset transistor $M_1$, a comparator ($M_2–M_8$), and an 8-bit SRAM. The comparator’s output signal ($Out$) is buffered by ($M_9–M_{10}$) and then used as a write enable signal (“$WEn$”) for the SRAM.

Fig. 1(b) illustrates the operation timing diagram of the proposed pixel, which is divided into two separate stages denoted as Acquisition stage and Read-out/Store stage. The first stage corresponds to the integration phase, in which the illumination level is recorded asynchronously within each pixel. The voltage of the sensing node $VN$ is first reset to $Vdd$. After that, the light
falling onto the photodiode discharges the capacitance $C_D$ associated with the sensing node, resulting in a decreasing voltage across the photodiode node. Once the voltage $V_{\text{ref}}$ reaches a reference voltage $V_{\text{ref}}$, a pulse is generated at the output of the comparator $Out$. The time to generate the first spike is inversely proportional to the photocurrent [13] and can be used to encode the pixel’s brightness. A global off-pixel controller operates as a timing unit, which is activated at the beginning of the integration process and provides timing information to all the pixels through “Data Bus”. The pixel’s “WEn” signal is always valid until the pixel fires. Therefore, the SRAM will keep tracking the changes on the “Data Bus” and the last data uploaded is the pixel’s timing information. Once the integration stage is over, the pixel array turns to Read-out/Store stage. During this operating mode, the pixel array can be seen as a distributed static memory which can be accessed in both read or write modes using the Row and Column addresses. The on-chip image processor will first readout the memory content, compress the data and reuse the on-pixel memory as storage elements. With the external global control signal “R/W” and the row and column select signals $R\text{Sel}$ and $C\text{Sel}$, the pixel’s SRAM can be accessed in both read or write, namely:

- When the “R/W” signal is “1”, the pixel will drive the “Data Bus” and the memory content will be readout.
- When the “R/W” signal turns to “0”, transistor $M11$ and $M12$ will be turned on and the “WEn” signal is enabled again. The memory can therefore be accessed for write mode again and can be used as storage element for the processor.

This new feature differs significantly from previous DPS implementations, in which the on-pixel memory is only used for storing the raw pixel data. In our proposed design, the on-pixel memory is used to store the uncompressed illumination data during integration mode, as well as the compressed illumination data obtained after the compression stage. The memory is therefore embedded within the pixel array but also interacts with the compression processor for further processing storage. Moreover, the new pixel design also reduces the number of transistors from 102 to 84 compared to the pixel reported in [13]. This is achieved by removing the self-reset logic for the photodiode and the reset transistor for each bit of the on-pixel SRAM. In addition, the current pixel only requires two stages of inverter to drive the write operation for the memory. This is made possible because the SRAM’s “WEn” signal is no longer pulse width sensitive.

### III. IMAGE COMPRESSION—ALGORITHMIC CONSIDERATIONS

The image compression procedure is carried-out in three different phases. In the first phase, the image data is scanned out off the array using Hilbert scanning then compared to a predictive value from a backward predictor. Based on the comparison result, a codeword (0 or 1) is generated and the comparison result is used as a feedback signal to adjust the predictor’s parameters. In the second phase, the 1/0 codeword stream is considered as a binary image which is further compressed by the QTD processor. The compression information is encoded into a tree structure. Finally, the tree data together with non-compressed codewords are scanned out during the third phase.

### A. Predictive Boundary Adaptation

The proposed boundary adaptation scheme can be best described using an ordered set of boundary points $(BP)$ $y_0 < y_1 < y_2 < \cdots y_{N-1} < y_N$ delimiting $N$ disjoint quantization intervals $R_1, \ldots, R_i, \ldots, R_N$, with $R_k = [y_{k-1}, y_k]$ [14]. The quantization process is a mapping from a scalar-valued signal $x$ into one of the reconstruction intervals, i.e., if $x \in R_i$, then $Q(x) = y_i$. Obviously, this quantization process introduces quantization error when the number of quantization intervals is less than the number of bits needed to represent any element in a whole set of data. A $r$th power law distortion measure [14] can therefore be defined as

$$d(x, Q(x)) = D_r \sum_{i=1}^{N} |x - y_i|^r d x.$$

It has been shown that using F Barbara [14] can minimize the $r$th power law distortion, e.g., the mean absolute error when $r = 1$ or the mean square error when $r = 2$. At convergence, all $N$ quantization intervals $R_i$ will have the same distortion $D_r = D_r/N$ [14]. This property guarantees an optimal high resolution quantization. For a 1-bit quantizer, there will be just one adaptive boundary point $y$ delimiting two quantization intervals, with $R_0 = [0, y]$ and $R_1 = [y, 255]$. At each time step, the input pixel intensity will fall into either $R_0$ or $R_1$. BP is shifted to the direction of the active interval by a quantity $\eta$. After that, the BP itself is taken as the reconstructed value. With this adaptive quantization procedure, the BP tracks the input signal and since BP is used as the reconstructed value, a high resolution quantization is obtained even when using a single bit quantizer.

In our proposed system, when a new pixel $x(n)$ is read-out, its value is first estimated as $BP_{P}(n)$ through a backward predictor, as shown in Fig. 2. Three registers, denoted as $Reg0$, $Reg1$, $Reg2$ are used to store the history values of the previously reconstructed pixels. The BP in our case is estimated as

$$BP_P = Reg0 \times 1.375 - Reg1 \times 0.75 + Reg2 \times 0.375.$$  

(2)

Compared to the scheme reported in [11], $BP_P$ is now a function of three neighboring pixels and the estimated pixel value (prediction) is compared with the real incoming value. The comparison result, 0 or 1, is taken as a codeword $u(n)$, which is further used to update the boundary point

$$\begin{align*}
\text{if } (u(n) = 0), \quad BP = BP_P + \eta; \quad \text{else } BP = BP_P - \eta.
\end{align*}$$

(3)
The newly obtained $BP$ is feed back to update $Reg0$ and to predict the next pixel’s value. The codeword $u(n)$ is also used to adjust another very important parameter $\eta$. Indeed, the adaptation step size parameter $\eta$ is found to affect the quantizer’s performance [11]. On one hand, a large $\eta$ is preferred so as to track rapid fluctuations in consecutive pixel values. On the other hand, a small $\eta$ is preferred so as to avoid large amplitude oscillations at convergence. To circumvent this problem, we propose to make $\eta$ adaptive using a heuristic rule described as follows.

- **case1**: If the active quantization interval does not change between two consecutive pixel readings, we consider that the current quantization parameters are far from the optimum and $\eta$ is then multiplied by $\Lambda > 1$.
- **case2**: If the active quantization interval changes between two consecutive pixel readings, we consider that the current quantization parameters are near the optimum and thus $\eta$ is reset to its initial value $\eta_0$ (typically a small value). This rule can be easily implemented by simply comparing two consecutive codewords, namely $u(n)$ and $u(n - 1)$. Codeword values that are consecutively equal can be interpreted as a sharp transient in the signal as the $BP$ is consecutively adjusted in the same direction. In this situation, a large $\eta$ is used. Consequently, when $u(n) = u(n - 1)$, $\eta$ is updated as $\eta = \eta \times \Lambda$. Otherwise, i.e., when $u(n) \neq u(n - 1)$, $\eta = \eta_0$.

**B. Hilbert Scanning**

The adaptive quantization process explained earlier permits to build a binary image on which QTD can be further employed to achieve higher compression ratio. The QTD compression algorithm is performed by building a multiple hierarchical layers of a tree which corresponds to a multiple hierarchical layers of quadrants in the array. To scan the image data out of the pixels array, many approaches can be employed. The most straightforward way is, for example, raster scan. However the choice of the scan sequence is very important as it highly affects the adaptive quantizer and QTD compression performance. Generally speaking, block based scan can result in higher peak signal-to-noise ratio (PSNR) and compression ratio because it provides larger spatial correlation, which is favorable for the adaptive quantization and QTD processing.

Fig. 3(a) illustrates a typical Morton (Z) scan [12] which is used to build the corresponding tree as reported in [11]. In this approach, transition from one quadrant to the next involves jumping to a non-neighboring pixel, which results in spatial discontinuity, which gets larger and larger when scanning the array due to the inherent hierarchical partition of the QTD algorithm. This problem can be addressed by taking the boundary point from the physically nearest neighbor of the previous quadrant. Implementing such scheme requires an extra two registers for each quadrant level. (b) Hilbert scan patterns at each hierarchy for an $8 \times 8$ array. One can note that, the scanning is also performed within multi-layers of quadrants (similar to Morton Z) but always keeping spatial continuity when jumping from one quadrant to another. This preserves the spacial neighborhood feature of the scan sequence and hence minimizes the storage requirement for the adaptive quantizer.

![Fig. 3. (a) Boundary point propagation scheme using Morton (Z) scan [11]. When the Morton (Z) scan transits from one quadrant to another, instead of taking the boundary point from the previously scanned pixel, the boundary point is taken from the physically nearest neighbor of the previous quadrant. Implementing such scheme requires an extra two registers for each quadrant level. (b) Hilbert scan patterns at each hierarchy for a $8 \times 8$ array. One can note that, the scanning is also performed within multi-layers of quadrants (similar to Morton Z) but always keeping spatial continuity when jumping from one quadrant to another. This preserves the spatial neighborhood feature of the scan sequence and hence minimizes the storage requirement for the adaptive quantizer.](image-url)
C. Simulation Results

The performance of our proposed compression scheme, i.e., adaptive η with DPCM using Hilbert scan (η-Hilbert+DPCM), is compared with other operating modes, namely fixed η raster scan (η₀-R), adaptive η raster scan (η-R), adaptive η Morton (Z) scan (η-MZ), adaptive η smooth boundary Morton (Z) scan (η-SmoothMZ), adaptive η Hilbert scan (η-Hilbert) and adaptive η with DPCM using Hilbert scan (η-Hilbert+DPCM). M = (PSNR/BPP) [M/BPP]. For each operating mode, η₀ was optimized in order to achieve the best possible performance. The η-Hilbert+DPCM mode presents the best PSNR and BPP figures compared to the first generation compression algorithm [11] and for all possible operating modes.

The number of bits at the output of the adaptive quantizer. A larger number of bits enables improved signal to noise ratio and better image quality but obviously at the expense of increased complexity, increased BPP as well as increased power consumption. In terms of scalability of the architecture, it should be noted that the boundary adaptation block is completely independent upon the array size and is performed on the fly while scanning out the raw data, therefore, it is highly scalable. The QTD computations however involve a top down (tree construction) and a bottom up (tree trimming) processing. The QTD processing is therefore not scalable. Increasing the size of the imager would require redesigning the QTD processor, but since the QTD algorithm is quite flexible, it is not difficult to scale the HDL code.

<table>
<thead>
<tr>
<th>Operation modes</th>
<th>64 × 64</th>
<th>128 × 128</th>
<th>256 × 256</th>
<th>512 × 512</th>
</tr>
</thead>
<tbody>
<tr>
<td>PSNR</td>
<td>BPP</td>
<td>M</td>
<td>η₀</td>
<td>PSNR</td>
</tr>
<tr>
<td>η₀-R</td>
<td>21.00</td>
<td>1.01</td>
<td>20.87</td>
<td>26</td>
</tr>
<tr>
<td>η-R</td>
<td>21.15</td>
<td>1.07</td>
<td>20.79</td>
<td>26</td>
</tr>
<tr>
<td>η-MZ</td>
<td>21.48</td>
<td>0.97</td>
<td>22.15</td>
<td>18</td>
</tr>
<tr>
<td>η-SmoothMZ</td>
<td>22.37</td>
<td>0.96</td>
<td>23.37</td>
<td>17</td>
</tr>
<tr>
<td>η-Hilbert</td>
<td>22.77</td>
<td>0.98</td>
<td>23.11</td>
<td>18</td>
</tr>
<tr>
<td>η-Hilbert+DPCM</td>
<td>23.06</td>
<td>0.88</td>
<td>26.14</td>
<td>19</td>
</tr>
<tr>
<td>DCT[16]</td>
<td>19.28</td>
<td>0.91</td>
<td>21.18</td>
<td>30.16</td>
</tr>
<tr>
<td>Wavelet[16]</td>
<td>26.78</td>
<td>0.75</td>
<td>35.70</td>
<td>33.01</td>
</tr>
<tr>
<td>QTD[7]</td>
<td>31.49</td>
<td>6.56</td>
<td>4.80</td>
<td>30.34</td>
</tr>
</tbody>
</table>

TABLE I
Fig. 4. Simulation results illustrating the compression performance (PSNR and BPP) as function of η0. The left and right y-axes illustrate the PSNR and BPP, respectively. The simulation is reported for two image sizes namely: (a) image size of 256 × 256 and (b) image size = 512 × 512.

Fig. 5. (a) Architecture of the overall imager including the sensor and the processor. (b) Corresponding microphotograph of the chip implemented in Alcatel 0.35-μm CMOS technology with the main building blocks highlighted. (c) Layout of the pixel.

The storage requirement is however quite demanding for QTD processing since a tree construction and storage is required, however, this issue and some of the hardware optimization techniques will be addressed in our proposed system, as will be explained in Section IV.

IV. VLSI IMPLEMENTATION

A. Imager Architecture

Fig. 5(a) shows the block diagram of the overall system featuring the CMOS image sensor integrated together with the compression processor including the adaptive DPCM quantizer and the QTD processor. The image array consists of 64 × 64 digital pixel sensors. The pixel array is operated in two separate phases. The first phase corresponds to the integration phase, in which the illumination level is recorded and each pixel sets its own integration time which is inversely proportional to the photocurrent. A timing circuit is used in order to compensate for this nonlinearity by adjusting the quantization times using a nonlinear clock signal which is fed to the counter [13]. Moreover, proper adjustment of the quantization timing stamps stored in a 16 × 256-bit on-chip SRAM memory enables to implement various transfer functions including a log-response [17].

During the integration phase, the row buffers drive the timing information to the array, using gray code format. Once the longest permitted integration time is over, the imager turns into the read-out mode. The row buffers are disabled and the image processor starts to operate. First, the QTD processor will generate linear quadrant address which is then translated into Hilbert scan address by the Hilbert Scanner block. The address is decoded into “Row Select Signal (RS)“ and “Column Select Signal (CS)“. The selected pixel will drive
the data bus and its value will be first quantized by the DPCM Adaptive Quantizer then the binary quantization result will be compressed by the QTD processor.

B. Hilbert Scanner

Hilbert scanning is actually composed of multiple levels of four basic scanning patterns as shown in Fig. 6.

These are denoted as RR, -RR, -CC, and CC, respectively. RR represents a basic scanning pattern featuring a relationship between its linear scanning sequence and the physical scanning address described as follows:

\[
RR \begin{cases} 
\text{Linear Add: } (b00) \rightarrow (b01) \rightarrow (b10) \rightarrow (b11) \\
\text{Hilbert Add: } (b00) \rightarrow (b01) \rightarrow (b11) \rightarrow (b10).
\end{cases}
\]

CC represents another basic scanning pattern with the following address mapping relationship:

\[
CC \begin{cases} 
\text{Linear Add: } (b00) \rightarrow (b01) \rightarrow (b10) \rightarrow (b11) \\
\text{Hilbert Add: } (b00) \rightarrow (b01) \rightarrow (b11) \rightarrow (b10).
\end{cases}
\]

For an array of \(2^n \times 2^n\) pixels, the whole Hilbert scan can be represented by \(m\) levels of scanning patterns. For an intermediate level, its scanning pattern is determined by its parent quadrant’s pattern. At the same time, its scanning pattern can also determine its child quadrants’ patterns, as illustrated in Fig. 7. If a quadrant is in the RR format, then its four children quadrants must be in the CC \(\leftrightarrow RR \leftrightarrow RR \leftrightarrow -CC\) formats, respectively. Using this strategy, it is possible to implement Hilbert scanning in a top-down approach. Firstly, a linear address is used to segment the whole array into quadrant levels. Each quadrant level is addressed by a 2-bit address. Second, the scanning pattern for each quadrant level is retrieved. For the very top quadrant level, the scanning sequence is predefined as either RR or CC. If the current scan sequence is RR, then the scanning sequences of the four children quadrants should be CC \(\leftrightarrow RR \leftrightarrow RR \leftrightarrow -CC\), respectively. The two most significant bits (MSBs) of the address are used to decode one out of four largest quadrants being scanned. If the 2-bit MSB are equal to 'b11, the fourth quadrant is being scanned and its scanning pattern is set to -CC format. Consequently, its four sub-quadrants are set to be -RR \(\leftrightarrow -CC \leftrightarrow -CC \leftrightarrow RR\) formats, respectively. Furthermore the decoding of the sub-quadrants is performed using the second 2 MSB bits of the linear address. Applying the same procedure on the subsequent hierarchical levels enables the mapping of all the linear address into Hilbert scan address. The above mapping only involves bitwise manipulation and therefore, no sequential logic is needed, which results in very compact VLSI implementation.

C. QTD Algorithm With Pixel Storage Reuse

For our \(64 \times 64\) array, the tree information is to be stored in registers with a total number of \(1024 + 256 + 64 + 16 + 4 + 1 = 1407\). In [11] the QTD tree is built out of the pixel array, which occupies significant silicon area. A possible solution to save area is based on the following observation: The proposed 1-bit FBAR algorithm compresses the original 8-bit pixel array into a binary image with only 1-bit per pixel. QTD tree can therefore be stored inside the array by reusing the storage elements of the DPS pixels.

The QTD algorithm is based on the fact that if a given quadrant can be compressed, only its first pixel’s value and its root are necessary information. All the other pixels in the quadrant and the intermediate level nodes on the tree can be compressed. The only storage requirement outside the pixel array is a 12-bit shift register used to temporarily store the nodes of the current quadrant level. For the sake of clarity, let us look at the operating principle of one intermediate level as shown in Fig. 8. Each valid bit of the shift register SR4 represents the compression information of a \(4 \times 4\) block. During the scanning phase, each time a \(4 \times 4\) block is scanned, the shift register SR4 will shift in a new value \(\text{new node}.A \times 4\). However, each time the higher level block \((8 \times 8\) block) is scanned and if this \(8 \times 8\) block can be compressed, the last 4 bits of SR4 will be shifted out. This principle can be described as: “a lower level block is dropped if its parent can be compressed”. When the SR4 register is full (12 bits), the previous 8 bits correspond to the nodes that can’t be compressed and will be written back to a special location of the array, which is at the lower right corner of the corresponding quadrant. For example, the SR4 register can only be stored at the binary addresses of \(b_{xx.ss...1111}\), where \(ss\) can be 'b00, 'b01 or 'b10 and \(xx\) can be 'b000000 to 'b111111. While at the lowest pixel level, a 26-bit shift register \((SRP_{lx})\) is maintained to store the first pixel of each quadrant. If the \(2 \times 2\) level quadrant can be compressed, the last 3 bits of \(SRP_{lx}\) will be shifted off and if the \(4 \times 4\) level quadrant can be compressed, the last 6 bits of \(SPP_{lx}\) will be shifted out, etc... If it is full, the previous 8 bits will be written back into the array at the address location of \(b_{xx.ss}\), where \(ss\) is 'b00, 'b01 or 'b10.

D. Physical Implementation

The single chip image sensor and compression processor is implemented using 0.35 \(\mu\)m Alcatel CMOS digital process (1-poly 5 metal layers). Fig. 5(a) illustrates the architecture of the overall imager including the sensor and the processor. Fig. 5(b) illustrates the corresponding microphotograph of the chip with a total silicon area of \(3.2 \times 3.0\) mm\(^2\). The \(64 \times 64\) pixel array was implemented using a full-custom approach. The main building blocks of the chip are highlighted in Fig. 5(b).
The photosensitive elements are \( n^+p \) photodiodes chosen for their high quantum efficiency. Except for the photodiode, the entire in-pixel circuitry [see Fig. 1(a)] is shielded from incoming photons to minimize the impact of light-induced current resulting in parasitic light contribution to the signal. Guard rings are extensively used to limit substrate coupling and as means to shield the pixels from the outer array digital circuitry. Power and ground busses are routed using top layer metal. Fig. 5(c) illustrates the layout of the pixel. Each pixel occupies an area of \( 39 \times 39 \, \mu m^2 \) with a fill-factor of 12%. The digital processor was synthesized from HDL and implemented using automatic placement and routing tools. The digital processor occupies an area of \( 0.25 \times 2.2 = 0.55 \, mm^2 \). It should be noted that the newly proposed design achieves an area reduction of over 70% as compared to [11] (1.8 \, mm^2). This is mainly due to the optimization of the storage requirement for the QTD tree using “Pixel Storage Reuse” technique, which saves a large number of flip-flops. Table II, reports the number of flip-flops used in this processor compared to that reported in [11].

The photosensitive elements are \( n^+p \) photodiodes chosen for their high quantum efficiency. Except for the photodiode, the entire in-pixel circuitry [see Fig. 1(a)] is shielded from incoming photons to minimize the impact of light-induced current resulting in parasitic light contribution to the signal. Guard rings are extensively used to limit substrate coupling and as means to shield the pixels from the outer array digital circuitry. Power and ground busses are routed using top layer metal. Fig. 5(c) illustrates the layout of the pixel. Each pixel occupies an area of \( 39 \times 39 \, \mu m^2 \) with a fill-factor of 12%. The digital processor was synthesized from HDL and implemented using automatic placement and routing tools. The digital processor occupies an area of \( 0.25 \times 2.2 = 0.55 \, mm^2 \). It should be noted that the newly proposed design achieves an area reduction of over 70% as compared to [11] (1.8 \, mm^2). This is mainly due to the optimization of the storage requirement for the QTD tree using “Pixel Storage Reuse” technique, which saves a large number of flip-flops. Table II, reports the number of flip-flops used in this processor compared to that reported in [11].

<table>
<thead>
<tr>
<th>Functional Block</th>
<th>This work</th>
<th>[11]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adaptive ( \eta )</td>
<td>9</td>
<td>9</td>
</tr>
<tr>
<td>DPCM</td>
<td>24</td>
<td>NA</td>
</tr>
<tr>
<td>Smooth MZ</td>
<td>NA</td>
<td>64</td>
</tr>
<tr>
<td>QTD</td>
<td>202</td>
<td>1407</td>
</tr>
<tr>
<td>Hilbert Scan</td>
<td>0</td>
<td>NA</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>235</strong></td>
<td><strong>1480</strong></td>
</tr>
</tbody>
</table>

The photosensitive elements are \( n^+p \) photodiodes chosen for their high quantum efficiency. Except for the photodiode, the entire in-pixel circuitry [see Fig. 1(a)] is shielded from incoming photons to minimize the impact of light-induced current resulting in parasitic light contribution to the signal. Guard rings are extensively used to limit substrate coupling and as means to shield the pixels from the outer array digital circuitry. Power and ground busses are routed using top layer metal. Fig. 5(c) illustrates the layout of the pixel. Each pixel occupies an area of \( 39 \times 39 \, \mu m^2 \) with a fill-factor of 12%. The digital processor was synthesized from HDL and implemented using automatic placement and routing tools. The digital processor occupies an area of \( 0.25 \times 2.2 = 0.55 \, mm^2 \). It should be noted that the newly proposed design achieves an area reduction of over 70% as compared to [11] (1.8 \, mm^2). This is mainly due to the optimization of the storage requirement for the QTD tree using “Pixel Storage Reuse” technique, which saves a large number of flip-flops. Table II, reports the number of flip-flops used in this processor compared to that reported in [11].

V. EXPERIMENTAL RESULTS AND COMPARISON

In order to characterize the prototype, a field-programmable gate-array (FPGA)-based testing platform has been developed shown in Fig. 9. The test chip was mounted on a printed circuit board outfitted with an FPGA platform and a universal asynchronous receiver/transmitter (UART) connection for communications with a PC that acts as the decoding platform. The compressed bit stream is sent to the PC and is decoded on software using the inverse predictive adaptive quantization and the QTD coding algorithms. The FPGA is configured to provide the input control signals and temporarily store the output signals from the prototype. The SRAM of the timing unit is first configured followed by a global pixel reset signal, which starts the integration process. The timing unit decounts from “255” to “0”, in gray code format. When it reaches the value of “0”, i.e., the darkest gray level value, the integration process is completed and the image processor is enabled. The FPGA temporarily stores the captured data into an on-board SRAM and then sends it to a host computer through a UART connection. As described earlier, the imager will send the trimmed tree data followed by the compressed binary image data (quantization codewords), which is actually the first pixel within each compressed quadrant. As a result, on the host computer, the same tree is first rebuilt and the whole array can be reconstructed based on the received tree topology and the first pixel value of each quadrant. Table III summarizes the performance of the chip.

**TABLE II**

<table>
<thead>
<tr>
<th>Functional Block</th>
<th>This work</th>
<th>[11]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adaptive ( \eta )</td>
<td>9</td>
<td>9</td>
</tr>
<tr>
<td>DPCM</td>
<td>24</td>
<td>NA</td>
</tr>
<tr>
<td>Smooth MZ</td>
<td>NA</td>
<td>64</td>
</tr>
<tr>
<td>QTD</td>
<td>202</td>
<td>1407</td>
</tr>
<tr>
<td>Hilbert Scan</td>
<td>0</td>
<td>NA</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>235</strong></td>
<td><strong>1480</strong></td>
</tr>
</tbody>
</table>

**TABLE III**

<table>
<thead>
<tr>
<th>Technology</th>
<th>Alcatel 0.35( \mu )m CMOS 5 metal single-poly, twin well</th>
</tr>
</thead>
<tbody>
<tr>
<td>Architecture</td>
<td>Array-level adaptive/QTD Compression</td>
</tr>
<tr>
<td>Quantization bits</td>
<td>8-bits</td>
</tr>
<tr>
<td>Array size</td>
<td>64( \times )64</td>
</tr>
<tr>
<td>Chip area</td>
<td>3.2( \times )3.0( \mu )m(^2)</td>
</tr>
<tr>
<td>Image processor area</td>
<td>2.2( \times )0.25( \mu )m(^2)</td>
</tr>
<tr>
<td>Pixel area</td>
<td>39( \times )39( \mu )m(^2)</td>
</tr>
<tr>
<td>Fill factor</td>
<td>12%</td>
</tr>
<tr>
<td>FPN</td>
<td>0.8%</td>
</tr>
<tr>
<td>Dynamic range</td>
<td>&gt;100dB</td>
</tr>
<tr>
<td>Power supply</td>
<td>3.3V</td>
</tr>
<tr>
<td>Power consumption (chip)</td>
<td>17mW</td>
</tr>
<tr>
<td>Power consumption (proc.)</td>
<td>2mW</td>
</tr>
</tbody>
</table>

**Fig. 9.** FPGA-based test platform which is composed of a host computer, FPGA board (Memec Virtex-4 MB) and the chip under test.
The chip was tested in both compressing and noncompressing modes and consumes about 17 mW power, in which about 15 mW is consumed by the sensor array and 2 mW is consumed by the image processor. Fig. 10 shows some sample 64 × 64 8-bit sample images as well as compressed sample images with their corresponding BPP figure. For the compressing modes, the data from the CMOS image sensor are acquired using the FPGA platform and transferred to the PC for display. Once the data is received, the total number of bits per frame \((B_F)\) is counted and the BPP is calculated as

\[
BPP = \frac{B_F}{64 \times 64}. \tag{4}
\]

The chip was tested in both compressing and noncompressing modes and consumes about 17 mW power, in which about 15 mW is consumed by the sensor array and 2 mW is consumed by the image processor. Fig. 10 shows some sample 64 × 64 8-bit sample images as well as compressed sample images with their corresponding BPP figure. For the compressing modes, the data from the CMOS image sensor are acquired using the FPGA platform and transferred to the PC for display. Once the data is received, the total number of bits per frame \((B_F)\) is counted and the BPP is calculated as

\[
BPP = \frac{B_F}{64 \times 64}. \tag{4}
\]

Table IV compares the performance of the our proposed scheme presented in this paper with the first generation processor [11] as well as other imagers with compression processors reported in the literature [6]–[10]. One should note that the comparison of different compression processors is not obvious as the target performance is different for different designs and therefore computational requirements and circuit complexities, image quality and compression performance as well as imager resolution and specifications may vary significantly. In addition, some designs implement only certain building blocks of the compression algorithm on the focal plane, while an external post-processing is still required to realize a full compression system. Some other implementations only focus on the compression processing ignoring the sensor, the ADC circuitry and the frame storage and buffering. This renders the comparison of different designs very subjective and nonconclusive. One can however notice that our proposed chip does not require any post-processing and the compression processor is successfully integrated together with the sensor achieving quite low silicon area and reasonably low power consumption.

**VI. CONCLUSION**

This paper reports a single chip CMOS image sensor with on-chip image compression processor, based on a hybrid predictive boundary adaptation processing and QTD encoder. Hilbert scan is employed to provide both spatial continuity and quadrant based scan. The proposed compression algorithm enables about 25% improvement in terms of performance (PSNR to BPP ratio) compared to the first generation design. Reported performance are clearly superior to that of a standalone QTD and quite comparable to DCT-based compression. The hardware complexity is however an order of magnitude simpler when compared to both DCT and wavelet based compression. This is due to the inherent advantage of boundary adaptation processing requiring simple addition, subtraction, and comparison for \(\eta\) adaptation. The storage requirement is however quite demanding for QTD processing since a tree construction and storage is required, however, this issue is addressed in this paper by introducing a QTD algorithm with pixel storage reuse technique. The memory is therefore embedded within the pixel array but also interacts with the compression processor for further processing storage. This technique has enabled an area reduction of the compression processor by about 70%. The proposed hardware friendly algorithm has therefore enabled a complete system implementation which integrates the image sensor with pixel level ADC and frame storage together with the full standalone compression processor including predictive boundary adaptation and QTD. A prototype chip including a 64 × 64 pixel array was successfully implemented in 0.35-\(\mu\)m CMOS technology with a silicon area of 3.2 × 3.0 mm². A very interesting fact about this design is that compression is performed on-the-fly while scanning out the data using Hilbert scanner. This results in reduced timing overhead while the overall system consumes less than 18 mW of power.
ACKNOWLEDGMENT
The authors would like to thank Dr. D. Martinez for helpful discussions.

REFERENCES

Shoushun Chen (M’08) received the B.S. degree from Peking University, Peking, China, the M.E. degree from Chinese Academy of Sciences, Beijing, China, and the Ph.D. degree from Hong Kong University of Science and Technology, Hong Kong, in 2000, 2003 and 2007, respectively.

He held a Postdoctoral Research Fellowship with the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology for one year after graduation. From February 2008 to May 2009, he was a Postdoctoral Research Associate with the Department of Electrical Engineering, Yale University. In July 2009, he joined Nanyang Technological University, Singapore, as an Assistant Professor. He has been actively involved in a number of research projects related to VLSI implementation of microprocessor, circuits and systems design for vision sensor, algorithmic design for image processing. In Chinese Academy of Sciences, he was a Key Backend Designer of “Loongson-I” CPU which is the first general purpose CPU designed in China. In Hong Kong, his research was mainly related to design and VLSI implementation of ultra-low power and wide dynamic range CMOS image sensors using time encoding techniques and asynchronous readout strategies. At Yale, he proposed a bio-inspired human posture recognition algorithm and his work was toward a combination of smart vision sensors and energy-efficient algorithm. His research interests include mixed mode integrated circuits design for sensors, feature extracting biomimetic sensors for sensor networks, energy-efficient algorithms for object recognition, smart vision sensors, and asynchronous VLSI circuits and systems.

Amine Bermak (M’99–SM’04) received the M.Eng. and Ph.D. degrees in electronic engineering from Paul Sabatier University, Toulouse, France, in 1994 and 1998, respectively.

During his Ph.D., he was part of the Microsystems and Microstructures Research Group at the French National Research Center LAAS-CNRS where he developed a 3-D VLSI chip for artificial neural network classification and detection applications. He then joined the Advanced Computer Architecture Research Group, York University, York, U.K., where he was working as a Postdoctoral Researcher on VLSI implementation of CMN neural network for vision applications in a project funded by British Aerospace. In 1998, he joined Edith Cowan University, Perth, Australia, first as a Research Fellow working on smart vision sensors, then as a Lecturer and a Senior Lecturer in the School of Engineering and Mathematics. He is currently an Associate Professor with the Electronic and Computer Engineering Department, Hong Kong University of Science and Technology (HKUST), Hong Kong, where he is also serving as the director of Computer Engineering and the Director of M.Sc. degree in Integrated Circuit Design (ICDE). His research interests include VLSI circuits and systems for signal, image processing, sensors and microsystems applications. He has published extensively on the above topics in various journals, book chapters and refereed international conferences.

Dr. Bermak was a recipient of many distinguished awards, including the 2004 ‘IEEE Chester Sall Award’; HKUST “Bechtel Foundation Engineering Teaching Excellence Award” in 2008 and the “Best Paper Award” at the 2005 International Workshop on System-On-Chip for Real-Time Applications. He is a member of technical program committees of a number of international conferences including the IEEE Custom Integrated Circuit Conference CICC’2006, CICC’2007, the IEEE Consumer Electronics Conference CEC’2007, Design Automation and Test in Europe DATE2007, DATE2008. He is the general cochair of the IEEE International Symposium on electronic design test and applications, Hong Kong 2008, and the general cochair of the IEEE Conference on Biomedical Circuits and Systems, Beijing, 2009. He is also on the editorial board of IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, and the Journal of Sensors. He is a member of IEEE CAS committee on sensory systems.

Yan Wang (M’10) received the B.Eng. degree from the Faculty of Science and Engineering, City University of Hong Kong, Hong Kong, in 2005, and M.Phil. degree from the Hong Kong University of Science and Technology, Hong Kong, in 2007, where he is currently pursuing the Ph.D. degree in electronic and computer engineering.

His current research interests focus on the hardware implementation of compressive sensing on focal plane CMOS image sensor.