Design and Characterization of Radiation-Tolerant CMOS 4T Active Pixel Sensors

Xinyuan Qian¹, Hang Yu¹, Shoushun Chen¹ and Kay Soon Low²
¹VIRTUS IC Design Center of Excellence, ²Satellite Research Center,
School of Electric and Electronic Engineering,
Nanyang Technological University, Singapore

Abstract—The design and radiation characterization of pinned photodiode 4T Active Pixel Sensors (APS) is presented in this paper. Four types of pixel layout are characterized and irradiated by 60Co γ-rays up to 170krad(Si). A variety of radiation hardening techniques are applied in these pixels. The variations between the four pixels allow us to optimize the design parameters for radiation hardness. Our experimental results exhibit increase in dark current and its non-uniformity after radiation. It is also found that Enclosed Layout Transistor (ELT) transfer gate (TX) becomes the major cause of the dark current increase. The dark current increase attributed to the shallow trench isolation (STI) around the photodiode can be mitigated by recessed-STI photodiode structure when the total dose is low. Large floating diffusion (FD) shows more immunity to the radiation-induced leakage current and random noise.

I. INTRODUCTION

CMOS image sensors (CIS) for space and scientific applications are inherently susceptible to Total Ionizing Dose (TID) effects due to ionizing radiation. Radiation-induced degradation mechanism has been extensively studied[1][2][3]. Dark current increase has been a major observed degradation in irradiated CIS [4][5]. Ionizing radiation is known to induce charge trapping and increase interface states inside oxide isolation[6]. Charge trapping in STI may form a parasitic inversion region surrounding the photodiode, which results in the dramatic increase of the dark current. Moreover, charge trapping in gate oxide as well as channel edges of NMOS transistors can undesirably cause leakage current. Leakage current arises from the increased surface generation/recombination rate due to the formation of interface states. These are energy levels within the bandgap of the silicon, located at the silicon-oxide interface, so that they can communicate with the carriers in the silicon. Wherever interface states are in a depletion region, they result in electron-hole pair generation, leading to dark current and leakage.

In this paper, we present the design and characterization of radiation-tolerant CMOS 4T APS pixel architecture for space imaging application. We have proposed four pixel layout variation in order to find the optimized parameter settings for radiation tolerance. Within these variations, a variety of radiation-hardening techniques have been employed, such as: critical transistors in the pixel are designed using enclosed layout transistor (ELT) and P+ guard ring; the N implant for the pinned photodiode is spaced from the STI in order to prevent the photodiode junction from interaction with the defective sidewalls and edge; floating diffusion was carefully sized to deal with leakage current. A test chip including four arrays of designed pixels have been fabricated and characterized. The design perspectives of the sensor have been reported in [7]. The rest of the paper is organized as follows: the proposed pixel design in term of radiation tolerance is reported in detail in Section II. VLSI implementation and experimental results are described in Section III. Finally, concluding remarks and perspectives are given in Section IV.

II. RADIATION-TOLERANT PIXEL DESIGN

The schematic and cross-section details of the photosensing area is shown in Fig. 1(a), which represents a conventional 4T APS. It consists of four transistors, namely transfer gate (TX), reset (RST), source follower (SF) and row select (RSL), respectively. In particular, it features a pinned photodiode (PPD), which acts as a potential well for collecting photo-generated charges. The drain side of TX transistor, that is the floating diffusion (FD), is the readout node where the photo-generated charges in the PPD are transferred and converted to a voltage signal. Along the charge transfer path, PPD and FD are the two critical nodes that are sensitive to radiation induced defects.

The cross-section details of the pinned photodiode are illustrated in Fig. 1(b). The pinned photodiode can be described as N/P-sub photodiode with a thin P+ pinning layer. For the purpose of preventing from the surface defects, the doping concentration of the thin P+ layer on top of the N region is high enough to prevent the depletion region from reaching the
surface oxide. Moreover, N region is deliberately spaced from the STI-sidewalls at the peripherals of the pinned photodiode. In addition, the pinned photodiode is further protected by the P-well structure. The P-well structure encloses the STI-sidewalls around the pinned photodiode. Since the doping concentration of the P-well region is relatively higher than that of N doping region of the photodiode, STI-sidewalls is also isolated from the depletion region. The recessed-STI pinned photodiode does not touch any oxides and leads to high immunity to radiation degradation at the cost of reduced well capacity (fill factor).

Pixel2 uses double ELT transistors on both TX and RST and both inner diffusions are used as FD. The enclosed TX results in large aspect ratios, which amounts almost three times that of conventional TX layout. Among these configurations, Pixel3 is a reference design without using any enclosed gate. All transistors are sized to their minimum according to the process design rule. Since radiation-induced leakage current in transistors is usually several magnitudes less than active current, SF and RSL transistors are implemented using conventional layout. P+ guard ring is applied equally for all pixel configurations. Each of the four pixel configurations is used to build a 256×256 array. In each array, two different recessed STI distance are used. The enclosure of P-Well to STI is set to 0.1μm across the array, while the space between P-Well and N+ diffusion is chosen to 0.1μm and 0.2μm, for half of the array, respectively.

Four different pixel configurations based on the pinned-photodiode 4T APS are proposed as shown in Fig. 2. The device parameters of the four pixel configurations are summarized in Table I. All the four pixels feature the an equal pixel size of 6.5 × 6.5μm². Radiation tolerance of in-pixel NMOS transistors is achieved by layout enhancement, such as Enclosed Layout Transistor(ELT) and P+ guard ring. Pixel0 and Pixel1 have similar layout except the capacitance of the FD node, by swapping the source and drain of an ELT transistor. Post-layout extraction shows that the FD capacitance in Pixel1 is more than twice of that in Pixel0.

### III. MEASUREMENT RESULTS

A test chip including four 256×256 arrays of designed pixels has been manufactured using TSMC 0.18 μm 2P-6M CMOS image sensor process. Fig. 3 shows the microphotograph of the test chip. Each pixel sub-array has its dedicated analog readout path, which consists of two-stage analog buffers. Other peripheral circuits include timing controller and row/column scanner. The image sensor operates in rolling
shutter mode and output analog frame signals at 60MHz. The analog frame signals are converted to digital frame data by an off-chip ADC. Digital data are then temporarily stored in an Opal-Kelly XEM3010 FPGA board for image reconstruction. Since both the reset voltage and the pixel voltage are read out in each frame, digital Correlated Double Sampling (CDS) calculation is performed during the image reconstruction. The most significant dark current non-uniformity is observed in the reference design, Pixel0. The comparison between Pixel0 and Pixel1, differing only in the way $FD$ is connected, shows that Pixel0 has the slower increase rate with the radiation dose. It can be inferred that the pixel with larger FD capacitance is more tolerant to leakage current caused by radiation degradation. Large $FD$ capacitance is supposed to be favorable to radiation tolerant design. In addition, Pixel2 with additional ELT $TX$ shows unexpected large dark current increase compared with other counterparts. It was expected that the ELT $TX$ can curtail the leakage path under STI so as to minimize the radiation-induced edge leakage. However, the TX transistor used in this CMOS technology has a large intrinsic leakage current, which has contributed most to the dark current. It can be inferred that the TX transistor is the region where the most severe degradation occurs and the leakage current increases tremendously under TX transistor during the integration.

To investigate the radiation tolerance of recessed-STI photodiode structure, we have compared two different recessed distance within the pixel array. The distance of 0.2um and 0.3um are chosen. P-Well protection structures are used and the distance between the P-Well and STI is 0.1um. The histogram of the dark current of both structures are illustrated in Fig. 5. Under all tested radiation level, it is observed that the structure with larger recessed distance(0.3um) has lower dark signal than that with closer spacing(0.2um). But the difference becomes smaller with increase of the radiation dose. When the radiation dose is high and up to 170krad, the histogram of both structures show no significant difference. At intense dose, the radiation-induced charge trapping seems to extend the depletion region to the STI interface for both structures, where the interface states and trapped charge densities are high enough to generate dark current. Therefore, a larger recess distance is expected in the presence of higher radiation dose.

Dark random noise is found to increase with radiation, as shown in Fig. 6. This is primarily because the increased

<table>
<thead>
<tr>
<th>Item</th>
<th>Pixel0</th>
<th>Pixel1</th>
<th>Pixel2</th>
<th>Pixel3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>TSMC 018CIS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pixel Type</td>
<td>Pinned Photodiode 4T APS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pixel Array Size</td>
<td>$5 \times 5 \mu m$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Power Supply</td>
<td>3.3V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Clock Frequency</td>
<td>60MHz</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Output</td>
<td>Analog</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Saturation Voltage(V)</td>
<td>1.52</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RMS Random Noise(e-12)</td>
<td>60</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>FPN(%)</td>
<td>0.10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dark Current(nA/cm$^2$)</td>
<td>2.37</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fig. 4. Histogram of dark current as a function of radiation dose for all pixels.
generation of radiation-induced interface states in the transistors. Since $SF$ and $RSL$ are identical for all the pixels, it is expected that the difference of the dark random noise increase arises from the $TX$ and $RST$ transistors with associated FD region. $\text{Pixel2}$ with the largest $TX$ has demonstrated the most significant random noise increase. It appears that $TX$ can generate random noise charges during integration. The degradation is probably due to the interface traps beneath the TX and the overlapping region between the PPD and TX is a major dark current source. The amount of noise charges is related to the size of $TX$. As is observed among all pixels, $\text{Pixel1}$ has shown the smallest dark random noise increase. This is probably because the largest capacitance at the $FD$ has suppressed the contribution of the randomly-generated charges of these interface traps to the readout signal.

**IV. CONCLUSION**

In this paper, we have designed and characterized pinned photodiode 4T APS for space applications. In order to optimize the design parameters with regard to radiation tolerance, we have varied four different configurations from layout perspective. The radiation-tolerant 4T APS applies radiation hardening techniques primarily in $PPD$ and $FD$ regions. Recessed-STI structure is used for PPD. ELT layout enhancement is selectively applied to critical $TX$ and $RST$. A test chip including these four sub-arrays of 256 × 256 pixels was fabricated using the TSMC 0.18 μm CIS process. According to the radiation characterization, TID degradation induces dark current increase. FD node is supposed to hold large capacitance so as to be less sensitive to the junction leakage current. Recessed-STI structure reduces dark current effectively at lower dose and a larger recess distance is expected when the pixel is exposed to high radiation dose. Although the ELT TX is expected to curtail the edge leakage from FD to PPD, it has demonstrated a tremendous dark current rise compared with other counterparts. Around 170krad(Si) radiation dose, TX and its associated region become the main degradation mechanism in generating dark current.

**V. ACKNOWLEDGEMENTS**

This work was supported ACRF Project(M52040132).

**REFERENCES**


